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Multilevel Converter High-Voltage DC 
Transmission Systems 
 
Grain Philip Adam and Innocent Ewean Davidson 
 
Abstract²This paper presents the theoretical basis of the 
control strategy that allows the cell capacitor voltage 
regulation of the full-bridge modular multilevel converter (FB-
MMC) to be controlled independent of its dc link voltage. The 
presented control strategy permits operation with reduced dc 
link voltage during permanent pole-to-ground dc fault, and 
controlled discharge and recharge of the HVDC links during 
shutdown and restart following clearance of temporary pole-to-
pole dc faults. Additionally, it allows voltage source converter 
based HVDC links that employ FB-MMC to be operated with 
both positive and negative dc negative dc link voltages. This 
feature is well suited for hybrid HVDC networks, where the 
voltage source converters are operated alongside the line 
commutating current source converters, without any 
compromise to the power reversal at any terminals. The 
usefulness of the presented control strategy is demonstrated on 
full-scale model of HVDC link that uses FB-MMC with 101 
cells per arm, considering the cases of pole-to-ground and pole-
to-pole dc faults.  
 Index-Terms² DC fault reverse blocking, full and half 
bridge modular multilevel converter, High-voltage dc 
transmission systems, and multi-terminal high-voltage dc 
networks.  
I. INTRODUCTION 
ecently there are several voltage source converter 
(VSC) topologies being proposed aim to improve dc 
fault survival of point-to-point and multi-terminal 
HVDC transmission systems[1-8]. Half-bridge modular 
multilevel converter (HB-MMC) is widely adopted in recent 
years; because its distributed cell capacitors do not 
contribute discharge current to dc fault when converter 
switches are blocked [7, 9-18]. As a result the magnitude of 
transient dc fault current is greatly reduced compared to that 
of conventional VSC topologies with concentrated input dc 
link capacitors such as two-level and neutral-point clamped 
converters[3, 4, 6, 9, 19-21]. However, HB-MMC is unable 
to stop ac grid contribution to the dc fault current through its 
freewheeling diodes. This makes its dc fault survival is 
increasingly relies on the availability of fast acting dc circuit 
breakers as suggested in [9, 22-25]. Otherwise, HB-MMC 
freewheeling diodes may fail from excessive current 
stresses. FB-MMC offers an invaluable feature of dc fault 
current limiting, and shares many other attributes with HB-
MMC; but it has been widely dismissed on the ground of 
high semiconductor losses [22, 26-31].  
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Mixed cells MMC (50% of the cells are half-bridge and 
remaining 50% are full-bridge) is suggested as an alternative 
to FB-MMC in attempt to achieve dc fault current limiting 
feature at reduced semiconductor losses [5, 32]. This 
approach is appeared to be attractive because it combines 
the attributes of both HB-MMC and FB-MMC such as 
modularity and internal fault management. Alternative arm 
modular multilevel converter (AA-MMC) discussed in [3, 7, 
8, 33, 34] offers dc fault current limiting feature with similar 
level of semiconductor losses as mixed cells MMC, but with 
smaller footprint[5, 35]. However, smooth current 
commutation between upper and lower arms of the AA-
MMC is seemed to be challenging, especially when AA-
MMC exchanges large reactive power with the ac grid. 
Additionally, AA-MMC is expected to have large transient 
dc fault current from discharge of its concentrated input dc 
link capacitor as dc link voltage collapses during dc short 
circuit faults. References [4, 5] have shown that the three-
level and five-level cells MMCs presented in [23, 36-38] 
offer dc fault limiting feature, with similar level of 
semiconductor losses and converter footprint as the mixed 
cells MMC. But they acquire dc fault current limiting 
feature at greater complexity of the control and power 
circuit compared to mixed cells MMC.   
 This paper explores manipulation of insertion function dc 
bias to enable reduced dc voltage operation of the HVDC 
links that employ FB-MMC during permanent pole-to-
ground dc faults, and to facilitate controlled discharge and 
recharge of the dc link during system shutdown and restart 
following clearance of temporary dc faults. Additionally, 
this paper uses a generic electromagnetic model of the FB-
MMC to demonstrate the benefits of manipulation insertion 
function dc bias at system level, considering the case of full-
scale HVDC link, where each converter terminal is a FB-
MMC with 101 cells per arm. It has been shown that the 
adjustment of the insertion function dc bias improves 
transient response of the HVDC link being studied, 
including its dc fault ride through capability. 
II. FULL-BRIDGE MODULAR MULTILEVEL CONVERTER (FB-
MMC) 
A) Theoretical basis of FB-MMC modulation 
 Figure 1 shows a generic three-phase FB-MMC with µN¶ 
cells per arm and input dc link voltage of Vdc when it is 
connected to ac grid through an interfacing transformer. 
Assume the voltage drops in the upper and lower arm 
reactors are negligible compared to Vdc, the output phase 
voltage at output SROH µa¶ UHODWLYH WR VXSSO\ PLG-SRLQW µo¶
R 
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can be expressed as: 10 2
1
( )
N
a dc cj
j
v t V vJ
 
  ¦ , where vcj 
represents capacitor voltage of cell j
th
 and J is insertion or 
modulation function. Insertion function for the FB-MMC 
upper arm is 1
2
( ) ( sin( )dt m tJ D Z G    ZKHUH µm¶ LV WKH
modulation index; µDd¶stands for insertion function dc bias; 
DQG µį¶ is the phase shift between SKDVH µD¶ fundamental 
voltage at converter terminal µvao¶ DQG YROWDJH µva¶ at the 
point of common coupling. Recently, it has been recognized 
that the cell capacitor voltages of the full-bridge MMC can 
be regulated independent of the dc link voltage, should bi-
polar capability of each individual FB cell is fully 
exploited[22]. This allows insertion functionµJ¶ of the FB-
MMC and its dc component to be varied over extended 
range of -1J and -1Dd respectively. When the sum of 
the cell capacitor voltages in each MMC arm is regulated at 
µVcref¶, the voltage developed across upper and lower arms of 
SKDVH µa¶ are: 
1 1 1
1 2 2 2
( ) sin( ) sin( )a dc cref cref dv t V mV t V m tZ G D Z G     ª º¬ ¼    and 
1 1 1
2 2 2 2
( ) sin( ) sin( )a dc cref cref dv t V mV t V m tZ G D Z G     ª º¬ ¼ , 
where Dd=Vdc/Vcref. Observe that when µVcref¶ is regulated 
close or equal to dc link voltage (Vdc) as it will be during 
normal operation for practical reasons, Dd|1 as in HB-MMC 
case (all cells are inserted with positive polarity); Dd|0 when 
Vdc|0 during pole-to-pole dc short circuit fault (50% of cells 
are inserted with positive polarity and remaining 50% with 
negative polarity); and Dd=-1 when polarity of the input dc 
link voltage is reversed (all cells to be inserted with negative 
polarity). When the cell capacitor voltage regulation is 
decoupled from the converter input dc link voltage as being 
pursued in this paper, the maximum peak fundamental 
voltage can be synthesized during normal operation is 
1 1
1 0 2 2
1
( )
N
m a dc cj cref dc
j
V v t V v V VJ
 
    ¦ , with  J=1 or -1 
(positive J corresponds to number of cell capacitors to be 
inserted with positive polarity, and the opposite is true). 
Notice that when the dc link voltage collapses to zero during 
pole-to-pole dc fault, insertion function is limited to -
òJò; and in this case, the maximum peak fundamental 
voltage can synthesized is ½Vcref, which is almost the same 
as in normal operation should µVcref¶ is set to be equal to 
nominal input dc operating voltage µVdc0¶. This shows when 
cell capacitor voltage regulation of the FB-MMC is 
decoupled from the input dc link voltage level, the cell 
capacitors of each arm act as virtual dc link, including 
during collapse of the actual dc link voltage. This permits ac 
voltage at converter terminal to be synthesized independent 
of input dc link voltage. This feature allows FB-MMC to be 
controllable even when the input dc link is lower than the 
grid voltage. Notice that the insertion function of each arm 
varies within 0J DQG -J GXULQJ QRUPDO RSHUDWLRQ
with positive and negative input dc link voltage respectively. 
The above discussions have shown that the input dc link 
voltage of the FB-MMC can be varied from Vdc0 to ±Vdc0, 
without loss of converter control, benefiting of the use of the 
cell capacitors of each converter arm as a virtual dc link.  
B) Converter control   
 Figure 2 summaries control systems of the FB-MMC 
being used in this paper. Observe that the loops that regulate 
AC power/or dc link voltage, reactive power/or ac voltage 
and ac currents in synchronous reference frame set the 
insertion function ac component, and provide over-current 
protection during ac network faults. Whilst the loops that 
regulate cell capacitor voltages independent of converter dc 
link and common mode currents that flow in the converter 
arms set the insertion function dc bais, and provide over-
current protection during dc side faults. The most inner loop 
uses amplitude (staircase) modulation to generate the gating 
signals for switches of the FB-MMC, with Marquardt 
capacitor voltage balancing that rotates the cell capacitors 
based on their voltage magnitudes and polarity of the arm 
currents. The loops that regulate cell capacitor voltages are 
designed as follows: 
A) Common mode current 
 Differential equations that describe the dynamics of FB-
MMC upper and lower arm currents IRUSKDVHµD¶are: 
 1 1 1 1 02
a
d dc a d a a
di
L V v R i v
dt
                                       (1) 
     2 1 2 2 02
a
d dc a d a a
di
L V v R i v
dt
                                     (2) 
Where ia1 and ia2 are SKDVHµD¶upper and lower arm currents; 
va1 and va2 are voltages developed across converter upper 
and lower arms cell capacitors RISKDVH µD¶; and Rd and Ld 
are resistance and inductance of the upper and lower arm 
reactors. After adding (2) to (1) and recall that va1 and va2 are 
1
1 2
sin( )a c dv V m m tZ G  ª º¬ ¼  and 12 2 sin( )a c dv V m m tZ G  ª º¬ ¼ , 
equation (3) is obtained: 
 1 1
2 2
com
d dc d c d com
di
L V m V R i
dt
                                    (3) 
Where the common mode current icom is:
1
1 22
( )com a ai i i  and 
1
2
1 1
N N
c cuj clj
j j
V v v
  
ª º« » « »« »¬ ¼
¦ ¦ . To facilitate control design, let 
ucom=½Vdc-½mdVc and ucom will be obtained from 
proportional-integral (PI) controller as:  
 * *( ) ( )com p com com i com comu k i i k i i dt   ³                          (4) 
After replacing the integral part of (4) by zcom, and further 
algebraic and Laplace manipulations, the following transfer 
function is obtained:  * 2
( )
( )
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d d
p d i
d d
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L Lcom
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L L
s
i s
i s
s s


 
 
. This 
transfer function allows the initial controller gains to be 
selected as 2i n dk LZ  and 2p n d dk L R[Z   for given time-
domain specifications such as settling time or using 
frequency domain. From the above definition of the ucom, md 
is obtained considering the feed-forward term of ½Vdc as: 
md=2(½Vdc-ucom)/Vc. 
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B) Cell capacitor voltage  
 The differential equations that describe the cell capacitor 
dynamics RI WKH XSSHU DQG ORZHU DUPV RI SKDVH µD¶ DV DQ
example are: 21 1 12
1 1
N N
a
cuj a cuj
j j
d
Cv i v
dt
J
  
 u¦ ¦  and 
21
2 22
1 1
N N
a
clj a clj
j j
d
Cv i v
dt
J
  
 u¦ ¦ . With proper control, the cell 
capacitor voltages of the upper arm vary together with 
relatively small errors, and the same is applicable to the 
lower arm. Thus, above equations can be written as: 
   21 1 1 1 12 a acucu a cu advd N Cv i N v C idt dtJ Ju  u u u   u    (5) 
  21 2 2 2 22 a aclcl a cl advd N Cv i N v C idt dtJ Ju  u u u   u      (6) 
Recall that 11 2a d ai I i   and 12 2a d ai I i  , sin( )a mi I tZ M  . 
With insertion functions of the upper and lower arms of 
SKDVH µD¶  1aJ  and 2aJ ) defined as 11 2 ( sin )a d m tJ D Z   and 
1
2 2
( sin )a d m tJ D Z  , 14 cosd d mI mID M ; thus, equation (7) is 
obtained by adding (5) and (6): 
   11 2 1 1 2 2 4 cos(2 )a ae c c a a mdC V V i i mI tdt J J Z M             (7) 
Where Vc1=Nuvcu and Vc2=Nuvcl; and Ce=C/N. Observe that 
the R.H.S of equations (5) and (6) do not contain dc 
component, and R.H.S of equation (7) that describes 
dynamic of the upper and lower arms contains only 2
nd
 
harmonic. These indicate that the converter cell capacitor 
voltage balancing can be maintained around the dc link 
voltage, and but the cell capacitor voltage level is coupled to 
the dc link voltage. In order to decouple the cell capacitor 
voltage level from the dc link voltage level, theoretical 
equation (7) is abandoned in favour empirical equation in 
(8): 
     1 11 2 1 22 2e c c a a comdC V V i i idt                                  (8) 
Where Ce=C/N is the equivalent capacitance per arm, and C 
is the capacitance per cell. Observe that the R.H.S of 
equation (8) is a common mode current of the upper and 
loZHU DUP RI SKDVH µD¶ WKDW FRQWDLQs dc component, which 
provides the ability to change the energy (or voltage) level 
of the cell capacitors independent of the converter input dc 
link voltage. The reference common mode current *comi  is 
obtained from PI controller that regulates the cell capacitor 
voltages as: 
* 1 1
1 2 1 22 2
( ) ( )com p cref c c i cref c ci V V V V V V dtD Dª º ª º     ¬ ¼ ¬ ¼³    (9) 
The initial gains for the PI controller in (9) are obtained 
from 1 12p n eCD [ Z   and 21i n eCD Z , with damping and natural 
frequency 1[  and 1nZ  are decided based on time domain 
specification as previously stated. 
 Based on above discussions, the control structure for the 
cell capacitor and common mode current regulation depicted 
in Figure 2 is constructed. The readers are advised to refer to 
reference [39] for details of the control design for the 
remaining controllers depicted in Figure 2.  
III. PERFORMANCE EVALUATION 
 Figure 3 shows full-scale symmetrical mono-pole HVDC 
link that uses FB-MMC, with each converter terminal VSC1 
and VSC2 is rated at 1000MVA, ±320kV dc link voltage, 
and connected to 400kV ac network through 1000MVA, 
300kV/400kV interfacing transformers. Converter terminals 
VSC1 and VSC2 are modelled using FB-MMC 
electromagnetic transient model described in [39], but in this 
paper, number of FB sub-modules in each arm is set to 101. 
Generic control system displayed in Figure 2 is used to 
control VSC1 and VSC2, with no dedicated controller for 2
nd
 
harmonic suppression in converter arms is incorporated in 
attempt to reduce the overall system complexity. 
VSC1 and VSC2 are configured to regulate active power and 
dc voltage level at 640kV (pole-to-pole) respectively, with 
reactive powers at both stations are set to zero. The 
parameters of the HVDC link in Figure 3 are listed in Table 
1. The dc fault survival of the HVDC link in Figure 3  is 
examined when the cell capacitor voltage balancing of the 
FB-MMCs used in VSC1 and VSC2 is decoupled from the dc 
link during pole-to-ground and pole-to-pole dc faults (with 
and without converter blocking).  
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Figure 1: Generic three-phase full-bridge modular multilevel converter  
 
Figure 2: Generic control systems of the FB-MMC  
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Figure 3: Electromagnetic transient based full-scale model of FB-MMC HVDC link with 
101 cells per arm 
Table 1: Summary of system parameters 
  
dc link voltage (Vdc) ±320kV 
Converter rated ac side voltage 300kV 
Converter rated power 1052MVA 
Converter rated active power ±1000MW 
Converter rated reactive power ±328MVAr 
Number of cells per arm 101 
Capacitance per cell 4mF 
Arm reactance 50mH 
Interfacing transformer rated power 1052MVA 
Interfacing transformer voltage ratio 300kV/400kV 
Interfacing transformer per unit 
leakage reactance 
0.2pu 
Interfacing transformer per unit 
resistance 
0.0002pu 
DC cable resistance 0.01ȍ/km 
DC cable inductance 0.8mH/km 
DC cable capacitance 0.25ȝF/km 
 
 
(A) Pole-to-ground dc fault 
 This section exploits some of the silent features of the FB-
MMC discussed in section II to enable continue operation of 
a symmetrical mono-pole HVDC when it is exposed to a 
permanent pole-to-ground dc fault. For illustration, the 
HVDC link in Figure 3 is initially set to export 700MW 
from the point of common coupling (PCC1) to PCC2. At 
time t=0.4s, a permanent dc fault is applied at the middle of 
the dc cable (positive pole) that connects VSC1 to VSC2, and 
afterward VSC1 is immediately commanded to reduce the 
transmitted power from PCC2 and PCC1 to zero, and then 
restored gradually to 400MW after the transients associated 
with the dc faults have died out. Because the surge arresters 
being used in such HVDC links are not rated for continuous 
operation (1.5 to 2 times of the rated voltage for 10ms a 
20ms in the worse cases), VSC2 is commanded after 45ms 
(for illustration only) from the fault initiation to reduce dc 
link voltage gradually to 320kV, with VSC1 and VSC2 
remain unblocked.  Selected waveforms obtained from this 
case are displayed in Figure 4. Figure 4 (a) and (b), and (c) 
and (d) show active and reactive powers VSC1 and VSC2 
exchange with PCC1 and PCC2, and their corresponding ac 
side currents measured at PCC1 and PCC2. Figure 4 (e) and 
(f) show arm currents of the VSC1 and VSC2. Figure 4 (g) 
and (h) show samples of the dc link voltage (pole-to-pole) 
and current measured at the terminals of VSC2. Observe that 
a successful reduction of the dc link voltage is achieved, 
with the current stresses in VSC1 and VSC2 upper and lower 
arms and in their ac sides remain fully controllable. This 
illustrative example has demonstrated the possibility of 
continuous operation of the FB-MMC HVDC link when one 
of the its positive or negative poles is subjected to 
permanent pole-to-ground dc fault. Figure 4 (i) and (j) show 
the cell capacitor voltages of VSC1 and VSC2 are decoupled 
from the dc link voltage and well regulated around 
(640kV/101|6.37kV) as in pre-fault condition. The 
significance of this work is that it addresses the main 
weakness in all symmetrical mono-pole HVDC links 
currently in operation (inability to operate during pole-to-
ground dc fault as the surge arresters and dc cable insulation 
of the healthy pole will breakdown from excessive voltage 
stresses, see Figure 4 (k)).  
 
 
(a) Active and reactive power VSC1 exchanges with PCC1  
(b) Active and reactive power VSC2 exchanges with PCC2 
 
(c) AC currents VSC1 injects into PCC1 
 
(d) AC currents VSC2 injects into PCC2 
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(e) VSC1 SKDVHµD¶XSSHUDQGORZHUDUPcurrents 
 
(f) VSC2 SKDVHµD¶XSSHUDQGORZHUDUPFXUUHQWV 
 
(g) VSC2 dc link voltage 
 
(h) Sample of the dc link current measured at the terminals of 
VSC2(positive pole) 
 
(i) VSC1 SKDVHµD¶XSSHUDQGORZHUDUPVFHOOFDSDFLWRUYROWDJHV 
 
(j) VSC2 SKDVHµD¶XSSHUDQGORZHU arms cell capacitor voltages 
 
(k) Positive and negative pole to ground voltages 
Figure 4: Waveforms obtained when HVDC link based on FB-MMC is subjected to pole-to-ground dc fault at the middle of the link 
(B) Pole-to-pole dc fault 
(i) When VSC1 and VSC2 are blocked during fault 
 This section exploits the dc fault reverse blocking and 
controlled recharge capabilities of the FB-MMC to improve 
dc fault survival of symmetrical mono-pole HVDC link, 
while keeping the current and voltage stresses on converter 
stations switching devices and passive components within 
tolerable limits. For illustration, the HVDC link in Figure 3 
is subjected to a temporary pole-to-pole dc fault at the 
middle of the dc line that connects VSC1 to VSC2 at t=0.4s, 
with 100ms fault duration. In pre-fault condition, the HVDC 
link in Figure 3 is set to export 700MW from PCC1 to PCC2, 
and the transmitted power is reduced to zero and converter 
switches are blocked immediately when the fault is detected. 
After fault clearance at t=0.5s, VSC1 and VSC2 switches are 
unlocked, and VSC2 is commanded to perform a controlled 
recharge of the dc link to 640kV before power transmission 
is resumed.  At t=1.3s, VSC1 is commanded to restore the 
power exchange between the two ac networks gradually to 
pre-fault value. 
 Figure 5 (a) and (b), (c) and (d), and (e) and (f) show 
active and reactive powers VSC1 and VSC2 exchange with 
their corresponding ac networks, ac current waveforms 
measured at PCC1 and PCC2, and arm currents of the VSC1 
and VSC2 respectively. These waveforms have shown that 
the link being studied is able to recover from pole-to-pole dc 
fault, with currents at PCC1 and PCC2, and switching 
devices of VSC1 and VSC2 are tightly regulated within the 
levels that can be tolerated by the commercially available 
IGBTs. Figure 5 (g) and (h) show samples of the dc link 
voltage and current measured at the terminals of VSC2. 
Observe that the HVDC link being studied briefly lost 
control due to the transients experienced when converter 
switches are unblocked promptly and the delay time 
introduced by the response time of individual controllers, 
and shortly afterward the link is able to perform a controlled 
recharge of the link, with the current associated with the 
recharging of the dc line stray capacitors are tightly 
controlled, including that in the converter arms. Figure 5 (i) 
and (j) show the voltage balance of the cell capacitors of 
VSC1 and VSC2 are well maintained, including during 
controlled recharge of the dc link. 
 
(ii) When VSC1 and VSC2 are not blocked during dc fault 
 This subsection investigates the possibility of riding a 
temporary pole-to-pole dc fault studied in subsection B-(i) 
when VSC1 and VSC2 are not blocked, and their cell 
capacitor voltages are exploited in a manner to be seen by 
their respective ac sides as virtual dc links. Exploiting this 
feature allows the ac currents VSC1 and VSC2 exchange 
with PCC1 and PCC2 to be controllable despite the collapse 
of their physical dc link voltage. Figure 6 displays selected 
waveforms obtained when the simulated case in B-(i) is 
repeated, with VSC1 and VSC2 remain unblocked. Figure 6 
(a) and (b) show with the control system in Figure 2, the 
HVDC link being studied is able to ride-through solid pole-
to-pole dc fault , with ac currents associated with the 
discharge and recharge of the dc line stray capacitors are 
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tightly controlled. But the plots for the upper and lower arm 
currents of VSC1 and VSC2 in Figure 6 (c) and (d) have 
shown that the current stresses in the converter arms, which 
will be seen by the semiconductor switches, are dominated 
by the transient discharge currents of the dc line stray 
capacitors. Figure 6 (e) and (f) show when VSC1 and VSC2 
are not blocked, their cell capacitor voltages exhibit large 
disturbances as result of large unipolar dc fault currents that 
flow through the sub-module capacitors. Although the 
simulated case (B)-(ii) has shown that the semiconductor 
switches are less likely to survive such excessive current 
stresses when converters are not blocked,   riding dc fault 
without converter blocking may be possible in relatively 
short overhead HVDC links, where the line distributed 
capacitances are negligible. Figure 6 (g) and (h) show 
sample of the dc link current and dc link voltage measured 
at VSC2 terminals.  
 
 
(a) Active and reactive power VSC1 exchanges with PCC1 
 
(b) Active and reactive power VSC2 exchanges with PCC2 
 
(c) AC current waveforms VSC1 exchanges with PCC1 
 
(d) AC current waveforms VSC2 exchanges with PCC2 
 
(e) VSC1 pKDVHµD¶XSSHUDQGORZHUDUPFXUUHQWV 
 
(f) VSC2 SKDVHµD¶XSSHUDQGORZHUDUPFXUUHQWV 
 
(g) Sample of the dc link voltage measured at the terminals of VSC2 
 
(h) Sample of the dc link current measured at the terminal of VSC2 
(positive pole) 
 
(i) 3KDVHµD¶XSSHUDQGORZHUDUPVFHOOFDSDFLWRUYROWDJHVRIWKH
VSC1 
 
(j) 3KDVHµD¶XSSHUDQGORZHUDUPVFHOOFDSDFLWRUYROWDJHVRIWKH
VSC2 
Figure 5: Waveforms obtained when HVDC link based on FB-MMC is subjected to pole-to-pole dc fault at the middle of the link 
     
(a) Current waveforms VSC1 injects into PCC1 
 
(b) Current waveforms VSC2 injects into PCC2 
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(c) VSC1 SKDVHµD¶XSSHUDQGORZHUDUPFXUUHQWV (d) VSC2 SKDVHµD¶XSSHUDQGORZHUDUPFXUUHQWV 
 
(e) VSC1 FHOOFDSDFLWRUYROWDJHVSKDVHµD¶ 
 
(f) VSC2 FHOOFDSDFLWRUYROWDJHVSKDVHµD¶ 
 
(g) Sample of the dc link current measured at the terminal of VSC2 
(positive pole) 
 
(h) Sample of the pole-to-pole dc link voltage measured at the 
terminals of VSC2 
Figure 6: Waveforms obtained when HVDC link based on FB-MMC is subjected to pole-to-pole dc fault at the middle of the link, with VSC1 and VSC2 
remain unblocked during fault 
IV. CONCLUSIONS 
 This paper presented comprehensive discussions of the 
underlying theory, which is later exploited to control FB-
MMC when used in a symmetrical mono-pole HVDC link in 
attempt to improve its dc fault survival. It has been shown 
that when the regulation of the cell capacitor voltages is 
decoupled from the converter dc link voltage, converter 
stations of the HVDC remain controllable even though when 
its physical dc link voltage is collapsed to zero. Moreover, it 
has been shown that the number of sub-modules to be 
inserted in power path with positive and negative polarities 
is directly link to the dc bias magnitude of the insertion 
function of each phase, and this feature is exploited to 
enable operation of FB-MMC HVDC link with variable dc 
voltage. The theoretical discussions presented in section II 
have been substantiated using simulation of full-scale 
HVDC link that uses FB-MMC with 101 sub-modules per 
arm, considering the cases of pole-to-ground and pole-to-
pole dc faults.  The presented results have shown that the 
FB-MMC offers number of invaluable features that are well 
suited for point-to-point and multi-terminal HVDC 
transmission systems. 
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